Scalable Machine Learning Pipelines for Formal Verification Support in High-Level Synthesis Flows
Keywords:
High-Level Synthesis, Formal Verification, Machine Learning, Scalability, Hardware Design Automation, Predictive ModelsAbstract
The growing complexity of hardware design calls for integrating machine learning (ML) pipelines into high-level synthesis (HLS) flows to assist formal verification (FV) processes. This research explores scalable ML-driven pipelines that predict potential verification bottlenecks early during HLS, aiming to optimize verification resources and speed up convergence. We propose a compact, scalable framework evaluated across diverse designs, highlighting the predictive accuracy and resource scalability. Our findings demonstrate that incorporating ML not only reduces verification time but also enhances the correctness assurance of synthesized hardware, establishing a crucial link between HLS automation and formal methods.
References
Singh, G., & Lavagno, L. (2001). Formal Verification and High-Level Synthesis for System-on-Chip Design. IEEE Design & Test of Computers, 18(4), 60–71.
Gurushankar, N. (2023). Physical verification techniques in advanced semiconductor nodes. ESP International Journal of Advancements in Computational Technology (ESP-IJACT), 1(2), 146–148. https://doi.org/10.56472/25838628/IJACT-V1I2P115
Bhattacharya, P., Chatterjee, A., & Childers, B. R. (2012). High-Level Synthesis: Challenges and Opportunities. ACM Transactions on Embedded Computing Systems, 11(3), 1–25.
Hagos, B. T., Knoll, A., & Kumar, R. (2017). Machine Learning for Design Automation: A Survey. Design Automation for Embedded Systems, 21(3), 189–212.
Balasubramanian, A., & Gurushankar, N. (2019). AI-powered hardware fault detection and self-healing mechanisms. International Journal of Core Engineering & Management, 6(4), 23–30.
Arbel, M., et al. (2018). Neural Bug Localization for Software and Hardware Systems. ACM Transactions on Design Automation of Electronic Systems, 23(4), 1–26.
Yu, Q., Shafique, M., & Henkel, J. (2019). Machine Learning Based RTL Code Classification for Design Space Exploration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38(10), 1840–1853.
Balasubramanian, A., & Gurushankar, N. (2020). Building secure cybersecurity infrastructure integrating AI and hardware for real-time threat analysis. International Journal of Core Engineering & Management, 6(7), 263–270.
Imani, M., & Rosing, T. (2019). Machine Learning in Hardware Design: Promises and Pitfalls. IEEE Transactions on Emerging Topics in Computing, 7(2), 240–253.
Choi, J., et al. (2020). Scalable Formal Verification Techniques. IEEE Design & Test, 37(1), 10–22.
Lee, H., & Mitra, S. (2018). Hardware-Accelerated Formal Verification Using Machine Learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37(7), 1393–1406.
Balasubramanian, A., & Gurushankar, N. (2020). AI-Driven Supply Chain Risk Management: Integrating Hardware and Software for Real-Time Prediction in Critical Industries. International Journal of Innovative Research in Engineering & Multidisciplinary Physical Sciences, 8(3), 1–11.
Ghasemzadeh, H., & Gaj, K. (2018). A Survey of High-Level Synthesis Tools. ACM Computing Surveys, 50(4), 1–38.
Stattelmann, S., & Härtig, H. (2018). On Practical Formal Verification for HLS Designs. Formal Methods in System Design, 52(2), 123–151.
Balasubramanian, A., & Gurushankar, N. (2020). Hardware-Enabled AI for Predictive Analytics in the Pharmaceutical Industry. International Journal of Leading Research Publication (IJLRP), 1(4), 1–13.
Ragab, A., & Barakat, A. (2019). Automatic Feature Extraction for Hardware Verification Using Machine Learning. Microprocessors and Microsystems, 71, 102869.
Wang, S., & Ogras, U. Y. (2019). Machine Learning for SoC Design Automation. ACM Transactions on Design Automation of Electronic Systems, 24(6), 1–24.
Srivastava, A., et al. (2020). ML-Based Early Design Space Exploration for Hardware Security Verification. IEEE Transactions on Computers, 69(11), 1593–1606.
